

METHOD OF MANUFACTURING FIELD EFFECT TRANSISTOR

BACKGROUND OF THE INVENTION

5 1. Field of the Invention

The present invention relates to a method for manufacturing a field effect transistor (FET) such as a MOS (Metal Oxide Semiconductor) transistor.

10 2. Description of the Related Art

1043227.011402
15 In the MOS transistor, with a voltage being applied between a source and a drain being made up of a pair of impurity regions and each being formed at intervals on both sides of a gate electrode formed on a semiconductor substrate, a drain current can be calibrated by controlling a gate voltage to be applied to the gate electrode. When the voltage is applied between the source and the drain, a depletion layer expands in a direction from the drain to the source. Since an excessive expansion of the depletion layer causes a decrease in a threshold voltage of the MOS FET, in order to inhibit the excessive expansion of the depletion layer, an attempt is being made in which, between
20 a pair of first impurity regions each making up the source and drain respectively, a pair of second impurity regions exhibiting a conductive property being reverse to that in the first impurity regions is formed.

Each impurity region making up the pair of the second impurity regions expands from a position of each of the tip portions of the pair of the first impurity regions in a direction that the two impurity regions making up
25 the second impurity regions come closer to one another beneath the gate electrode. Since serial and continued formation of the pair of the second

impurity regions causes a decrease in the drain current, to prevent such the decrease in the drain current, each of the pair of the second impurity regions is placed at intervals in a manner so as to avoid such the serial formation. However, in order to obtain a comparatively high effect of inhibiting the expansion of the depletion layer at a low impurity concentration, it is desirable that the depletion layer expands directly beneath the gate electrode as much as possible.

To achieve this, conventionally, when the second impurity regions are formed, after the gate electrode has been formed, an impurity is implanted at predetermined places in the semiconductor substrate using the gate electrode as a selective mask. Moreover, in order to expand the second impurity regions as much as possible beneath the gate electrode, the impurity used to form the second impurity regions is implanted at an angle formed by a line heading from an obliquely upward direction of the gate electrode to the downward direction of the gate electrode and a line being vertical to a surface of the semiconductor substrate in a manner that the angle of depression becomes narrow, that is, in a manner that the angle of implanting the impurity becomes wide in relative to a line being vertical to a surface of the semiconductor substrate.

However, if a plurality of the gate electrodes is formed in parallel, since the second impurity regions are expanded comparatively long, when the angle of implanting the impurity is set to be wide, adjacent gate electrodes shade each other and, if the interval between the gate electrodes is different, each transistor is shaded by the gate electrode, thus causing variations in the impurity concentration of the second impurity regions and in electrical characteristics of each transistor.

Therefore, in the conventional method of manufacturing the FET, it is

not easy to produce the FET in which the expansion of the depletion layer between the source and drain has been effectively inhibited by implantation of the ion at a comparatively low impurity concentration.

5

SUMMARY OF THE INVENTION

In view of the above, it is an object of the present invention to provide a method of manufacturing an FET which is capable of effectively inhibiting an expansion of a depletion layer between a source and a drain in the FET without causing variations in electrical characteristics.

10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211

forming pocket regions in the semiconductor substrate by implanting ion using the mask;

forming a gate electrode by etching the conductive layer using the mask;

5 forming a source region and a drain region in the main surface using the gate electrode as a mask; and

wherein the pocket regions underlying the source and drain regions.

In the foregoing, a preferable mode is one wherein the mask has a desired width to define a gate length and wherein an ion is implanted at an angle formed by a line heading from an obliquely upward direction of the mask to a downward portion of the mask and then to an inside of the semiconductor substrate and a line being vertical to a surface of the semiconductor substrate.

Also, a preferable mode is one wherein the mask has a width being less than a desired width defining a gate length and wherein the ion is implanted at a right angle formed by a line heading from an upward direction of the mask to the inside of the semiconductor substrate and a line being vertical to the surface of the semiconductor substrate.

Also, a preferable mode is one wherein side walls are formed on the mask, after the ion implantation, to substantially provide the desired width to the gate electrode and, by using the mask containing the side walls as a resist mask, unwanted portion is removed from the conductive layer and the gate electrode defining a predetermined gate length is formed.

Furthermore, a preferable mode is one wherein, after the ion implantation using the mask, by performing etching processing using the etching mask as a resist mask, the gate electrode whose width is increased along the downward direction to secure the predetermined gate length.

With the above configurations, prior to the formation of the gate electrode, the impurity used to form the pocket regions is implanted by using the etching mask used to form the gate electrode as the selective mask. The selective mask prevents the pair of pocket regions from being formed in a serial and continued manner. Moreover, since the conductive layer formed under the selective mask is in a state before being formed as the gate electrode, it exists in a serial and continued state irrespective of the state of intervals between the gate electrodes, the concentration of the ion to be implanted to form the pocket regions is not affected partially as in the gate electrode manufactured by the conventional method but influenced equally as a whole.

Furthermore, the selective mask can be a shading object in the oblique impurity implantation process, however, the selective mask is so disposed that a depth from a surface of the gate electrode to a predetermined point where the ion is implanted in the semiconductor substrate is larger by the thickness of the conductive layer compared with the depth in a structure of the FET manufactured by the conventional method. Therefore, even if the ion implantation is performed at the same angle as in the conventional method, it is possible to have the pocket region formed by the ion implantation beneath the gate electrode expand longer by the thickness of the conductive layer, compared with the FET manufactured by the conventional method. As a result, according to the present invention, the FET being excellent in inhibiting the expansion of the depletion layer can be comparatively easily manufactured, when compared with the conventional method. Moreover, it is possible to obtain the same effect of inhibiting the expansion of the depletion layer as in the conventional case even if the impurity concentration is lower than that employed in the conventional method and to comparatively easily manufacture the FET having no variations in electrical characteristics

irrespective of the interval between the gate electrodes.

Furthermore, the etching mask can be formed so as to have a desired width defining the gate length and the ion is implanted at an angle formed by a line heading from an obliquely upward direction of the etching mask to a downward portion of the etching mask and then to an inside of the semiconductor substrate and a line being vertical to a surface of the semiconductor substrate.

Alternatively, it is possible to form the etching mask so as to have the width being less than the desired width defining the gate length. In this case, the ion is implanted at an almost right angle formed by a line heading from an upward direction of the etching mask to the inside of the semiconductor substrate and a line being vertical to the surface of the semiconductor substrate. Side walls are formed on the etching mask having the width being less than the desired width, after the ion implantation, to substantially provide the desired width to the gate electrode. By using the etching mask containing the side walls as a resist mask and by removing unwanted portion, the same gate electrode defining the predetermined gate length as in the conventional method is formed.

Furthermore, instead of forming the side walls using the etching mask having the width being less than the desired width after the ion implantation, the gate electrode of a tapered shape in which the width increases along the downward portion of the etching mask is formed which enables the predetermined gate length to be secured, by etching processing using the etching mask as the resist mask.

BRIEF DESCRIPTION OF THE DRAWINGS

The above and other objects, advantages and features of the present

invention will be more apparent from the following description taken in conjunction with the accompanying drawings in which:

FIG. 1(a) - FIG. 1(e) show a process diagram explaining a method for manufacturing an FET according to a first embodiment of the present invention;

FIG. 2(a) - FIG. 2(d) show a process diagram explaining a method for manufacturing an FET according to a second embodiment of the present invention; and

FIG. 3(a) - FIG. 3(c) show a process diagram explaining a method for manufacturing an FET according to a third embodiment of the present invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Best modes of carrying out the present invention will be described in further detail using various embodiments with reference to the accompanying drawings.

First Embodiment

FIG. 1(a) - FIG. 1(e) show an example in which a method for manufacturing an FET of the present invention is applied to manufacturing of an nMOS transistor. As shown in FIG. 1(a), on a semiconductor substrate 10 made up of a P-type silicon substrate whose surface having, for example, (100) planes exists a plurality of active regions 12 (12a, 12b and 12c) partitioned by isolation regions 11 (11a and 11b). Though not shown in Fig. 1(a), the active region 12c shown in the leftmost in Fig. 1(a) expands to a rear of the element separating region 11a being disposed in the right in Fig. 1(a) and is partitioned by the element separating region 11a from the active region 12b.

The element separating regions 11 can be formed by, for example, a conventionally well-known LOCOS (Local Oxidation Of Silicon) method, a trench method or a like.

Into each of the active regions 12 partitioned by the element separating region 11, if necessary, is implanted an impurity used to calibrate a threshold value by using an ion implantation method. As the impurity used to calibrate the threshold value, for example, a boron exhibiting the same P-conductive property as that of the semiconductor substrate 10 is used. The impurity, as is well known, maintains a threshold of the transistor at a designed appropriate value, by causing an impurity concentration in the active region 12 to become equally high.

As shown in Fig. 1(b), a well-known gate oxide film 13 is formed on surfaces of the active regions 12 by performing oxidation process on a surface of the active region 12. After the formation of the gate oxide film 13, a conductive layer 14 for the gate electrode is formed in a manner so as to cover the gate oxide film 13 and the element separating region 11, for example, by a conventionally well-known CVD (Chemical Vapor Deposition) method.

On the conductive layer 14 are formed etching masks 15 (15a, 15b and 15c) used to remove unwanted portions from the conductive layer 14 and to form the gate electrode. The etching masks 15 can be formed by performing photolithography and etching processing on an insulating layer made of, for example, silicon dioxide stacked on the conductive layer 14. The etching masks 15 can be made up of a photoresist prepared by using the photolithography technology.

In the example shown in FIG. 1(b), of the three etching masks 15a, 15b and 15c, the etching mask 15b disposed at the center has a narrow width W1 and the etching masks 15a and 15c disposed at both the sides of the etching

mask 15b have the same wide widths which are wider than the width W1. These width dimensions are set so as to be equal to desired gate lengths (that is, W1 or W2).

In the conventional technology as described in "Description of the Related Art", the ion implantation has been performed after the removal of the unwanted portions in the conductive layer 14 existing beneath the etching mask by selective etching processing using each of the etching masks 15 as the selective mask, however, in the present invention, prior to the selective etching processing on the conductive layer 14, the ion implantation is performed.

That is, as shown in FIG. 1(c), by using each of the etching masks 15 formed on the conductive layer 14 as the mask and by the ion implantation method, a P-type impurity such as boron is implanted from an upper left direction and from an upper right direction in FIG. 1(c) toward the semiconductor substrate 10. In FIG. 1(c), each of the angles θ of implanting the ion from both the directions is indicated by a crossing angle formed when a vertical line 16 on the semiconductor substrate 10 and the line indicating the implantation cross each other.

By a collective ion implantation to be performed from both the directions, a pair of the P-type impurity regions 17 is formed in each of the active regions 12 so as to correspond to each of the masks 15 and so as to exist beneath each of the masks 15 in the semiconductor substrate 10. Each of the pair of impurity regions 17 existing in each of the active regions 12 expands in a manner so as to come closer to each other from the direction of each of the element separating regions 11 and to come toward a center portion of each of the active regions 12 and is so configured that an interval being smaller than the width (W1 or W2) of each of the corresponding masks 15 exists between

tips of each of the impurity regions 17 by the masking action.

In the method of the present invention, even if the angle θ of implanting the ion is the same as that in the conventional method, a depth from a surface of the conductive layer 14 serving as a face into which the ion is implanted to a point where the ion is implanted increases by a thickness of the conductive layer 14. The increase in the depth implies that each of the impurity region making up the pair of the impurity regions 17 expands longer at the center of each of the active regions 12 compared with the FET manufactured by the conventional method. Therefore, each of the intervals W3 and W4, even when the etching mask 15 having the same width as the width (W1 and W2) in the conventional case is used, is set so as to have a smaller width compared with that in the conventional case.

After the formation of the impurity region 17, as shown in FIG. 1(d), the well-known selective etching processing is performed on the conductive layer 14 using each of the etching masks 15 to remove unwanted portions being exposed from each of the etching masks 15. By the removal of the unwanted portions, each of the gate electrodes 14a, 14b and 14c is formed.

The unwanted portions of the gate oxide film 13 hang over in the active regions 12 from each of the gate electrodes 14a, 14b and 14c. By using the unwanted portions of the gate oxide film 13 as a passivation film, the impurity is implanted into both sides of each of the gate electrodes 14a, 14b and 14c by using the ion implantation method. As the impurity used in the implantation process, an n-type impurity such as arsenic having a conductive property being different from that of the semiconductor substrate 10 is used. By the implantation of the impurity, the same LDD (Lightly Doped Drain) regions 18 as in the conventional case are formed. The LDD region 18 serves to inhibit the occurrence of a hot carrier by field relaxation between the source

and drain, as is well known. The process of the formation of the LDD region 18 can be made unnecessary.

Then, each of the etching masks 15 on each of the gate electrodes 14a, 14b and 14c is removed and side walls 19 are formed on both the sides of each of the gate electrode 14a, 14b and 14c. The side walls 19 can be formed, as is conventionally well-known, by incorporating each of the gate electrodes 14a, 14b and 14c therein by the CVD method using the insulating material and then by removing unwanted portions except portions making up the side wall 19 of the insulating material by the etching processing.

After the side walls 19 have been formed on each of the gate electrodes 14a, 14b and 14c, by using them as the selective masks, as is conventionally well known, for example, arsenic being the n-type impurity for the source and drain and having the conductive property from that of the semiconductor substrate 10 is implanted into both the sides of each of gates on the semiconductor substrate 10. As shown in FIG. 1(e), by the implantation of the impurity, impurity regions 20 for the source and drain are formed on both sides of each gate electrodes (14a, 14b and 14c) in a manner so as to correspond to each of the gate electrodes 14a, 14b and 14c. Then, heat-processing is performed on the semiconductor substrate 10 for activation of each of the impurity regions and, as a result, each of nMOS transistors 21 (21a, 21b and 21c) is formed.

In each of the nMOS transistors 21 (21a, 21b and 21c) manufactured by the method of the present invention, since the implantation to form the second impurity region 17 exhibiting the conductive property being different from that of the first impurity region 20 between the first impurity regions 20 for the source and drain is performed, as described above, before the formation of each of the gate electrodes 14a, 14b and 14c, even if the implantation is

performed by using the oblique ion implantation method to be made at the same angle θ of implanting the ion as employed in the conventional method, the impurity regions 17 are formed in the direction that they come closer to one other and they can expand longer, beneath the gate electrodes (14a, 14b and 14c) of each of the transistors, compared with the FET manufactured by the conventional method.

Therefore, even if the impurity concentration in each of the impurity regions 17 is set at the same level as set in the conventional method, the expansion of the depletion layer expanding between the first impurity regions 20 can be more effectively inhibited by the second impurity regions 17 and, as a result, the decrease in the threshold value V_{th} of each of the transistors caused by the excessive expansion of the depletion layer can be effectively prevented.

Moreover, since the second impurity regions 17 can be expanded longer beneath each of the gate electrodes (14) compared with the conventional case, the impurity concentration of each of the impurity regions 17 can be lowered without causing the decrease in effects of inhibiting the expansion of the depletion layer.

Therefore, in each of the nMOS transistors 21 (21a, 21b and 21c) manufactured by the method of the present invention, by controlling the gate voltage to be applied to each of the gate electrodes (14a, 14b and 14c) with the voltage being applied between the source and drain, the drain current can be properly calibrated at the appropriate threshold voltage V_{th} .

In the above first embodiment, an example is shown in which the oblique ion implantation method to be made at the angle of the implantation being not zero (0) is employed for the ion implantation for the formation of the second impurity region 17, however, in the following second and third

embodiments, a right-angled ion implantation to be performed at the angle of the implantation being zero (0) can be employed.

Second Embodiment

As shown in FIG. 2(a), as in the case of the first embodiment shown in FIG. 1(b), on the semiconductor substrate 10, active regions 12 (12a, 12b and 12c) are partitioned by element separating regions 11 (11a and 11b) and on the active regions is formed a gate oxide film 13. On the gate oxide film 13 and the element separating regions 11 is formed a conductive layer 14 to cover these films 13 and regions 11 and on the conductive layer are formed etching masks 15 (15a, 15b and 15c) for gate electrodes.

In the second embodiment, a width of each of the etching masks 15 shown in FIG. 2(a) is set so as to be smaller than a desired gate length (W1 or W2).

That is, when the desired gate lengths W1 and W2 have, for example, $0.16\text{ }\mu\text{m}$ to $0.28\text{ }\mu\text{m}$, respectively, the etching masks 15a and 15b having a width of, for example, $0.12\text{ }\mu\text{m}$ to $0.14\text{ }\mu\text{m}$ and $0.24\text{ }\mu\text{m}$ to $0.26\text{ }\mu\text{m}$, respectively, are formed.

As shown by virtual lines in FIG. 2 (a), the etching masks 15a and 15b having a width of, for example, $0.12\text{ }\mu\text{m}$ to $0.14\text{ }\mu\text{m}$ and $0.24\text{ }\mu\text{m}$ to $0.26\text{ }\mu\text{m}$, respectively, can be obtained by forming the etching masks having the width of, for example, $0.16\text{ }\mu\text{m}$ to $0.28\text{ }\mu\text{m}$ being the desired gate lengths W1 and W2 on the conductive layer 14 and then by performing etching on these entire etching masks 15 using an isotropic etching solution.

Alternatively, the etching masks 15a and 15b having the width of $0.12\text{ }\mu\text{m}$ to $0.14\text{ }\mu\text{m}$ and $0.24\text{ }\mu\text{m}$ to $0.26\text{ }\mu\text{m}$, respectively, may be formed directly on the conductive layer 14.

By using the etching mask 15 having the width being less than the desired gate length W1 and W2, the impurity such as boron is implanted by the ion implanting method which causes a pair of the same second impurity regions 17 as described above to be formed beneath each of the masks 15.

In the second embodiment, as shown in FIG. 2(b), since each of the etching masks 15 has the width being less than the desired gate length W1 and W2, the impurity can be implanted from a direction perpendicular to the semiconductor substrate 10 along a vertical line on a surface of the semiconductor substrate 10. By performing the right-angle ion implanting, each of the pair of the second impurity regions 17 is formed, by an action of the mask 15, so that an end of one impurity region making up the pair of second impurity regions 17 is disposed apart by a distance of the width W3 or W4 from an end of the other impurity region making.

If the width of the etching masks 15a and 15b is, for example, $0.12\text{ }\mu\text{m}$ to $0.14\text{ }\mu\text{m}$ and $0.24\text{ }\mu\text{m}$ to $0.26\text{ }\mu\text{m}$, respectively, the interval being the width of W3 or W4 between ends of one impurity region and the other impurity region making up the pair of second impurity regions 17 corresponding to each mask is, for example, $0.1\text{ }\mu\text{m}$ and $0.25\text{ }\mu\text{m}$, respectively.

After the pairs of the impurity regions 17 have been collectively formed in a manner to correspond to every etching mask 15, insulating material layers having a thickness being equivalent to a half of a difference between the widths of each of the etching mask 15 are stacked in a manner to cover each of the etching masks 15 and then, by performing etching processing on the stacked insulating material layer, side walls 22 are formed on both sides of each of the etching mask 15, as shown in FIG. 2(c).

A width of each of the etching masks 15, when the side wall 22 is formed on both the sides, substantially becomes the width being equal to the

desired gate length W1 and W2.

Therefore, by performing selective etching processing on the conductive layer 14 using each of the etching masks 15 having the side walls 22 in the same way as described above, as shown in FIG. 2(d), the gate electrodes 14a, 14b and 14c having the desired gate length W1 and W2 can be formed. If necessary, by performing the ion implantation using the gate electrodes 14a, 14b and 14c, LDD regions 18 as the mask are formed.

After the side walls 19 have been formed on each of the gate electrodes 14a, 14b and 14c, by the same ion implantation using these gate electrodes as the selective mask as described above, each of the impurity regions 20 for the source and drain is formed.

According to the second embodiment as shown in FIG. 2, by employing the right-angled ion implantation, not using the oblique ion implantation, the impurity regions 17 are formed, beneath the gate electrodes (14a, 14b and 14c) of each transistors 21 so that ends of each of the impurity regions 17 come closer to each other from directions of the first impurity regions 20 for the source and drain and so that the ends of each of the impurity regions 17 expand longer compared with the FET manufactured by the conventional method and therefore the excessive expansion of the depletion layer between the source and drain can be effectively inhibited and the decrease in the threshold of each of the transistors 21 can be effectively prevented.

Third Embodiment

In the second embodiment, after the second impurity has been formed by using the etching mask 15 having the width being less than the desired gate length W1 and W2, the side walls 22 are formed on each of the masks 15, however, in the third embodiment, the process of the formation of the side

walls formed on each of the masks 15 is made unnecessary.

As shown in FIG. 3(a), as in the case of the second embodiment shown in FIG. 2(b), on the semiconductor substrate 10, active regions 12 (12a, 12b and 12c) are partitioned by element separating regions 11 (11a and 11b) and on the active regions 12 is formed the gate oxide film 13. Moreover, on the gate oxide film 13 and element separating regions 11 is formed the conductive layer 14 to cover these films 13 and regions 11 and, on the conductive layer 14 are formed etching masks 15 (15a, 15b and 15c) for the gate electrodes .

In the example shown in FIG. 3(a), as in the case of the second embodiment, a width of each of the etching masks (15a, 15b and 15c) is less than a desired gate length W_1 or W_2 . By using the etching mask 15 having the width being less than the desired gate length W_1 or W_2 , an impurity such as boron is implanted by the same right-angled ion implantation method as employed in the second embodiment and the same pair of second impurities 17 as described above is formed beneath each of the masks 15.

After the formation of these impurity regions 17, unwanted portions of the conductive layer 14 are removed by using a plasma etching apparatus and using each of the masks 15 as the etching mask.

At the time of the selective etching, by changing, as appropriate, conditions for operations of the plasma etching apparatus including, for example, kinds and component ratios of etching gas, amounts (sccm) of the etching gas to be supplied to a reaction chamber or radio frequency power, as shown in FIG. 3(b), the gate electrodes 14a, 14b and 14c each having a tapered, that is, trapezoidal cross-sectional shape which causes the width of the gate electrodes 14a, 14b and 14c to increase toward a lower direction are formed beneath each of the etching masks 15. The width of a lower side of each of the gate electrodes 14a, 14b and 14c, as is apparent from the cross-sectional view,

is almost equal to the desired gate length $W1$ or $W2$.

As shown in FIG. 3(c), by the ion implantation using each of the gate electrodes 14a, 14b and 14c having a trapezoidal shape as the mask, the LDD regions 18 are formed and then the side walls 19 are formed on a tilt side of each of the gate electrodes 14a, 14b and 14c. After the formation of the side walls 19, by the same ion implantation using these selective masks as describe above, each of the impurity regions 20 for the source and drain is formed.

Thus, according to the third embodiment as shown in FIG. 3, by employing the right-angled ion implantation, not using the oblique ion implantation, the impurity regions 17 are formed, beneath the gate electrodes (14a, 14b and 14c) of each transistors 21 so that ends of each of the impurity regions 17 come closer to each other from directions of the first impurity regions 20 for the source and drain and so that the ends of each of the impurity regions 17 expand longer compared with the FET manufactured by the conventional method and therefore the excessive expansion of the depletion layer between the source and the drain can be effectively inhibited and the decrease in the threshold of each of the transistors 21 can be effectively prevented. Moreover, at the time of the formation of each of the gate electrodes 14a, 14b and 14c, since the gate electrodes 14a, 14b and 14c can be formed without forming the side walls 22 on the etching masks 15, it is possible to achieve a simplification of process of manufacturing the FET.

As described above, according the present invention, prior to the formation of the gate electrode, by using the etching mask used for the formation of the gate electrode as the selective mask, the impurity is implanted for the second impurity region which serves to inhibit the expansion of the depletion layer between the source and drain. The width of the selective mask can be set to the width being less than that used to define

the predetermined gate length. By the ion implantation using the selective mask, as described above, it is possible to form the second impurity regions having no variations in the width in every gate electrode and being able to expand longer beneath each of the gate electrodes compared with the conventional case. Therefore, the expansion of the depletion layer can be effectively inhibited when compared with the conventional method and the decrease in the threshold of each of the transistors caused by the excessive expansion of the deletion layer can be efficiently prevented.

It is thus apparent that the present invention is not limited to the above embodiments but may be changed and modified without departing from the scope and spirit of the invention.